



01-03-00

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

**UTILITY PATENT APPLICATION TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P6942Total Pages 3First Named Inventor or Application Identifier Mark D. NardinExpress Mail Label No. EL371007742US**ADDRESS TO:** **Assistant Commissioner for Patents**
Box Patent Application
Washington, D. C. 20231**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

1. XX Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. XX Specification (Total Pages 22)
(preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets 8)
4. Oath or Declaration (Total Pages)
 - a. Newly Executed (Original or Copy)
 - b. Copy from a Prior Application (37 CFR 1.63(d))
(for Continuation/Divisional with Box 17 completed) **(Note Box 5 below)**
 - i. **DELETIONS OF INVENTOR(S)** Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
a. Computer Readable Copy
b. Paper Copy (identical to computer copy)
c. Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. Assignment Papers (cover sheet & documents(s))
9. a. 37 CFR 3.73(b) Statement (where there is an assignee)
 b. Power of Attorney
10. English Translation Document (if applicable)
11. a. Information Disclosure Statement (IDS)/PTO-1449
 b. Copies of IDS Citations
12. Preliminary Amendment
13. Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. a. Small Entity Statement(s)
 b. Statement filed in prior application, Status still proper and desired
15. Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. Other: Express Mail Certification
Unsigned Declaration and Power of Attorney (5 pgs)

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:

Continuation Divisional Continuation-in-part (CIP)

of prior application No: _____

18. **Correspondence Address**

Customer Number or Bar Code Label

(Insert Customer No. or Attach Bar Code Label here)

or

Correspondence Address Below

NAME Glenn E. Von Tersch (Reg. No. 41,364)

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

ADDRESS 12400 Wilshire Boulevard

Seventh Floor

CITY Los Angeles STATE California ZIP CODE 90025-1026

Country U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397

Respectfully submitted,

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP

Date: December 30, 1999

By Glenn E. Von Tersch
Glenn E. Von Tersch

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025
(408) 720-8598

Reg. No.: 41,364

"Express Mail" mailing label number: EL371007742US

Date of Deposit: 12-30-99

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Barbara H. Z.
(Typed or printed name of person mailing paper or fee)

Barbara H. Z.
(Signature of person mailing paper or fee)

12-30-99
(Date signed)

Serial/Patent No.:	<u>*****</u>	Filing/Issue Date:	<u>Herewith</u>
Client:	<u>Intel Corporation</u>		
Title:	<u>METHOD AND APPARATUS FOR FULLY AUTOMATED SIGNAL INTEGRITY ANALYSIS FOR DOMINO CIRCUITRY</u>		
BSTZ File No.:	<u>042390, P6942</u>	Atty/Secty Initials:	<u>GEV/bh</u>
Date Mailed:	<u>12-30-99</u>	Docket Due Date:	<u>*****</u>
The following has been received in the U.S. Patent & Trademark Office on the date stamped hereon:			
<input checked="" type="checkbox"/> Amendment/Response (____ pgs.)			
<input type="checkbox"/> Appeal Brief (____ pgs.) (in triplicate)			
<input checked="" type="checkbox"/> Application - Utility (<u>72</u> pgs., with cover and abstract)			
<input type="checkbox"/> Application - Rule 1.53(b) Continuation (____ pgs.)			
<input type="checkbox"/> Application - Rule 1.53(b) Divisional (____ pgs.)			
<input type="checkbox"/> Application - Rule 1.53(b) CIP (____ pgs.)			
<input type="checkbox"/> Application - Rule 1.53(d) CPA Transmittal (____ pgs.)			
<input type="checkbox"/> Application - Design (____ pgs.)			
<input type="checkbox"/> Application - PCT (____ pgs.)			
<input type="checkbox"/> Application - Provisional (____ pgs.)			
<input type="checkbox"/> Assignment and Cover Sheet			
<input checked="" type="checkbox"/> Certificate of Mailing			
<input checked="" type="checkbox"/> Declaration & POA (<u>5</u> pgs.) (unsigned)			
<input type="checkbox"/> Disclosure Docs & Oig & Cpy of Inventor Signed Letter (____ pgs.)			
<input checked="" type="checkbox"/> Drawings: <u>5</u> # of sheets includes <u>9</u> figures			
<input type="checkbox"/> Express Mail No.: <u>EL371007742US</u> <input checked="" type="checkbox"/> Check No. <u>32-551</u>			
<input type="checkbox"/> _____ Month(s) Extension of Time Amt: <u>\$846.00</u>			
<input type="checkbox"/> Information Disclosure Statement & PTO-144 (____ pgs.) <input type="checkbox"/> Check No. _____			
<input type="checkbox"/> Issue Fee Transmittal Amt: _____			
<input type="checkbox"/> Notice of Appeal			
<input type="checkbox"/> Petition for Extension of Time			
<input type="checkbox"/> Petition for _____			
<input checked="" type="checkbox"/> Postcard			
<input type="checkbox"/> Power of Attorney (____ pgs.)			
<input type="checkbox"/> Preliminary Amendment (____ pgs.)			
<input type="checkbox"/> Reply Brief (____ pgs.)			
<input type="checkbox"/> Response to Notice of Missing Parts			
<input type="checkbox"/> Small Entity Declaration for Indep. Inventor/Small Business			
<input checked="" type="checkbox"/> Transmittal Letter, in duplicate			
<input checked="" type="checkbox"/> Fee Transmittal, in duplicate			
<input type="checkbox"/> Other: _____			

UNITED STATES PATENT APPLICATION

FOR

METHOD AND APPARATUS FOR FULLY AUTOMATED SIGNAL INTEGRITY
ANALYSIS FOR DOMINO CIRCUITRY

Inventors:

Mark D. Nardin
Hans Greub
Sapumal Wijeratne

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025-1026
(408) 720-8598

Attorney's Docket No: 042390.P6942

"Express Mail" mailing label number: EL371007742US

Date of Deposit: 12-30-99

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Barbara Herz
(Typed or printed name of person mailing paper or fee)

Barbara Herz
(Signature of person mailing paper or fee)

12-30-99
(Date signed)

**METHOD AND APPARATUS FOR FULLY AUTOMATED SIGNAL INTEGRITY
ANALYSIS FOR DOMINO CIRCUITRY**

BACKGROUND OF THE INVENTION

5 **Field of the Invention**

This invention generally relates to design and simulation of integrated circuits and more specifically relates to simulation of domino logic circuits for use in integrated circuits.

10 **Description of the Related Art**

Domino circuitry is a well recognized branch of digital logic circuitry. However, due to its dynamic nature, it is inherently susceptible to noise in a way that static circuitry, the other well recognized branch of digital logic circuitry, is less susceptible. Domino circuitry tends to propagate noise, rather than damping out noise as static circuitry tends to. As a result, simulating domino circuitry to determine whether it is susceptible to noise either generated within the circuit or received from prior stages or surrounding circuitry is of great importance.

Integrated circuits utilizing domino circuitry are becoming more and more complex. Transistor minimum geometries are shrinking, the dies upon which these transistors exist are increasing in size, and therefore the number of circuits that can be placed on an integrated circuit is increasing. As a result of these increases more highly interconnected domino circuitry is included in each complex digital integrated circuit.

Furthermore, more opportunities exist for some form of crosstalk or other noise inducing phenomenon. Crosstalk typically occurs when two conductors are located close to each other physically. These two conductors are typically not actually connected or otherwise coupled together intentionally by a designer. However, some

5 form of coupling occurs as a result of which a change of the voltage on a first conductor such as the transition from a high-to-low or low-to-high logic state will result in some form of noisy transition or change in logic state of a second conductor. This transition or change on the second conductor, which is not caused by whatever logic is driving the second conductor, results in noise which may be propagated through any domino

10 circuitry coupled directly to the second conductor. Once propagated through that domino circuitry it may be propagated through further stages of domino circuitry. As a result it is of great importance that domino circuitry be simulated both in terms of its susceptibility to noise but also in terms of how the physical layout of the domino circuitry and its incoming and outgoing conductors tends to lead to noise being injected into the

15 circuitry.

Classically, each stage of a circuit has been simulated independently, therefore a designer would have to design a simulation for each stage of his or her circuit and then in some manner determine what the worst-case results of preceding stages were in order to simulate the noise characteristics of whichever stage the designer is focusing

20 on at that time. As circuits get more and more complicated and as designers are responsible for larger and larger portions of circuitry, this approach becomes inherently unwieldy, to the point where a designer may be expected to spend significantly more

time simulating the circuitry than could possibly be allowed for in today's rapid-paced and tight schedules.

SUMMARY OF THE INVENTION

In one embodiment, the invention is a method. The method includes extracting parameters of a set of domino logic circuits. The method also includes simulating each domino logic circuit of the set of domino logic circuits. Also, the method includes

5 reporting results of the simulation.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the accompanying figures.

Figure 1A illustrates an example of how incorrect data may be latched

5 independent of clock frequency.

Figure 1B illustrates waveforms corresponding to the signals on various conductors in the circuitry of Figure 1A.

Figure 2 illustrates an embodiment of a domino circuitry stage along with potential noisy input and output waveforms.

10 Figure 3 illustrates an overview schematic of multiple cascaded domino stages.

Figure 4A illustrates one embodiment of a method of simulating domino circuitry.

Figure 4B illustrates an alternate embodiment of a method of simulating domino circuitry.

Figure 5 illustrates one embodiment of a method of designing and simulating

15 domino and other circuitry.

Figure 6 illustrates a machine readable medium embodying instructions suitable for use on a processor for causing the processor to execute the method of Figure 4.

Figure 7 illustrates a system suitable for implementing the method of Figure 4 or alternative embodiments of a method of simulating domino circuitry.

DETAILED DESCRIPTION

A method and apparatus for fully automated signal integrity analysis for domino circuitry is described. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the invention. It will be apparent, however, to one skilled in the art that the invention can be practiced without these specific details. In other instances, structures and devices are shown in block diagram form in order to avoid obscuring the invention.

Reference in the specification to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase "in one embodiment" in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments.

Figure 1 illustrates an example of how incorrect data may be latched independent of clock frequency. A first conductor 110 is coupled to a first inverting stage 115. The first inverting stage 115 is coupled to a second conductor 120 which in turn is coupled to a second inverting stage 125. The second inverting stage 125 is coupled to a conductor 130 which in turn is coupled to the data input of a flip-flop or register 135. A fourth conductor 170 is coupled to the clock stage, the clock input of a second flip-flop or register 175. The output of flip-flop 175 is coupled to a fifth conductor 160. Conductor 160 is cross-coupled through a parasitic capacitance 150 to conductor 110. Conductor 170, aside from being coupled to flip-flop 175, is also coupled to third inverting stage 177. Third inverting stage 177 is coupled to a conductor

which is coupled to fourth inverting stage 178. Fourth inverting stage 178 is coupled to a conductor which is coupled to fifth inverting stage 179. Fifth inverting stage 179 is coupled to a conductor 180 which is coupled to the clock input of flip-flop 135. The output of flip-flop 135 is coupled to conductor 140. Conductor 110 has the signal A 5 associated with it. Conductor 110 therefore conducts the signal A. Conductor 120 conducts the signal B. Conductor 130 conducts the signal C. Conductor 160 conducts the signal D. Conductor 170 conducts the signal CLK1. Conductor 180 conducts the signal CLK2 and conductor 140 conducts the signal OUT.

Turning to Figure 1B the waveforms for conductors CLK1 A, B, C, D, CLK2 and 10 OUT are all illustrated. In particular the incorrect data latched by flip-flop 135 and propagated through conductor 140 as OUT as illustrated. Note that signal A rises due to its cross coupling on conductor 110 through a capacitance 150 to conductor 160 which carries signal D. Signal D was latched at flip-flop 175 as a result of the transition on CLK1. This transition on conductor 160 or signal D results in the partial transition of 15 signal A. This is propagated as a full transition to signal B and likewise as a full transition to signal C. CLK2 is a delayed version of CLK1 and at the time CLK2 transitions at flip-flop 135, signal C is in its erroneous state and therefore the wrong data is latched on flip-flop 135 and propagated through signal OUT.

Turning to Figure 2, an embodiment of the single stage domino circuit is 20 illustrated. MOSFET 215 is controlled at its gate electrode by CLK (Clock) 210. One node of MOSFET 215 is coupled to VCC 220. The other node of MOSFET 215 is coupled to a second node of MOSFET 285. A first leg of MOSFET 285 is likewise coupled to Vcc 220. The gate electrode of MOSFET 285 is coupled to the output of

inverting stage 275. The second leg of MOSFET 215 and the second leg of MOSFET 285 is coupled to the input of inverting stage 275. Input A is carried on conductor 230 which is coupled to the gate electrode of MOSFET 235. The first leg of MOSFET 285 is coupled to the second leg of MOSFET 215 and the second leg of MOSFET 285. A 5 second leg of MOSFET 235 is coupled to a first a leg of MOSFET 245. The second leg of MOSFET 245 is coupled to ground. The gate electrode of MOSFET 245 is coupled to conductor 240 which carries the signal B. Conductor 250 carries the signal VDO and is coupled to the input of inverting buffer 275, the first leg of MOSFET 235, the second leg of MOSFET 215 and the second leg of MOSFET 285. Conductor 250 is coupled to 10 the input of inverting output buffer 265. Furthermore conductor 250 is coupled to a parasitic capacitance 255, also labeled $C_{x\text{cap}}$, which is coupled to another conductor independent of this embodiment of the domino circuit stage. Also illustrated in Figure 2 are waveforms for signal A and signal B illustrating previously found worst-case noise waveforms for each of these two signals. Likewise a waveform for signal VDO, which is 15 the output of this stage, is illustrated. This waveform is the waveform determined by simulation based on waveforms for signals A and B and it illustrates the worst-case output of this stage.

Turning to Figure 3, an overview schematic of a number of stages of domino circuitry is illustrated. Stage 305 is a domino nand gate. Stage 310 is a domino nor 20 gate. The output of stage 305 is coupled to the first input of stage 315, a static nand gate. Likewise the output of stage 310 is coupled to the second input of stage 315. The output of stage 315 is coupled to a first input of stage 320, which is another domino nor gate. The output of stage 320 is coupled to the input of stage 325 which is a static

inverting buffer. The output of stage 325 is coupled to a first input of stage 330 which is a domino nand gate.

Stage 340 is a domino nand gate. The output of stage 340 is coupled to the first input of stage 350 which is a static nand gate. Stage 345 is a domino nor gate and the 5 output of stage 345 is coupled to a second input of stage 350. The output of stage 350 is coupled to the input of inverting buffer 355 which is a static circuit. The output of stage 355 is coupled to a first input of stage 360 which is a nand gate and is also a static circuit. The output of stage 360 is coupled to a second input of stage 330 and is also coupled to a first input of stage 365 which is a domino nand gate. The output of 10 stage 330 is coupled to the first input of stage 375 which is a static nand gate. The output of stage 365 is coupled to a second input of stage 375. Circuits 305, 310, 320 and 330 are all domino circuits and represent cascaded stages of domino circuitry (with some static circuitry intervening. Circuits 340, 345 and 365 are also domino circuits. It will be appreciated that the circuitry illustrated in Figure 2 is one embodiment of circuitry 15 suitable for implementing domino nor gate 320 or domino nor gate 310 for example.

When the circuitry illustrated in Figure 3 is simulated, it is necessary that each stage have each preceding stage fully simulated before that stage may be simulated. Thus if a current stage to be simulated is stage 375 then both stage 330 and stage 365 must have already been simulated. For that to happen, as will be appreciated, each 20 preceding stage must have been simulated. Thus simulation of this circuit must begin with simulation of one of the four initial stages 305, 310, 340 or 345. Each of those stages may be thought of as a first stage. Once those stages are simulated then a second stage, such as stage 315 or 350, may be simulated. Once those stages are

simulated then third stage 320 may be simulated. Once that stage has been simulated then fourth stage 325 may be simulated. To simulate stage 330 both stage 325 and stage 360 must be simulated. Stages 350, 355 and 360 may be simulated as static circuitry.

5 Because stages 350, 355 and 360 (among other stages) are static circuitry they are not simulated in the same way as domino circuitry is. Rather, stage 350 is simulated with the worst-case output noise of stages 345 and 340 at a DC level rather than simulating the AC transition. That in turn results in the worst-case output noise for stage 350 which is simulated as the worst-case input noise for stage 355. Similarly, the
10 worst-case output noise for stage 355 which is simulated as the worst-case input noise for stage 360. This results in a worst-case output noise for stage 360 which may be used as a level offset or level shift entered into stage 330 and also injected into stage 365. Stage 330 may then be simulated as may stage 365. When both stage 330 and stage 365 have been simulated then stage 375 may be the current stage and may be
15 simulated.

Turning to Figure 4A, an embodiment of a method of simulating domino logic such as the domino circuitry of Figure 3 is illustrated. In block 400 the parameters of each domino circuit stage are extracted. These parameters include all of the information necessary to simulate the domino circuit stage. Also at block 400 the first
20 stage, a stage with no prior domino circuitry feeding into it is found. That first stage is called the current stage. At block 410 a check is made to determine whether the current stage has any prior stages which need to be simulated. If all prior stages have been simulated the process flows to block 420 and the current stage is simulated

resulting in information on the worst-case noise that will be generated by the current stage. The process then flows to block 430 where it is determined whether any remaining stages have not been simulated. If no stages have not been simulated (all stages simulated) then the results of all of the simulations are reported including the

5 indication of which circuitry blocks or stages appear likely to generate an erroneous output or input. This occurs at block 440. If any stages still need to be simulated the process flows to block 450 and the next unsimulated stage is listed as the current stage. The process then flows to block 410 where it is determined whether all stages prior to the current stage have been simulated. If not all stages prior to the current

10 stage have been simulated in block 410 the process flows to block 460 and a prior stage of the current stage is made the new current stage. The process then flows back to block 410. At this point the process will either flow to block 420 or block 460 as appropriate and follow the same process that has already been outlined.

As a result, utilizing this process on circuitry illustrated in Figure 3, if stage 375

15 was the first stage to be simulated then the process would move back through the circuitry illustrated until it got to one of stages 305, 310, 340 or 345, it would then simulate up to either stage 315 or stage 350 after simulating at least two of the four initial stages. It would then simulate along the chain as far as it can get, typically up to stage 330 or 365. It would then have to back-propagate through the rest of the circuitry

20 and simulate the other half of the circuitry illustrated in Figure 3. Once all of the stages leading up to stage 375 were simulated then stage 375 itself could be simulated. At that point there would no remaining unsimulated stages and a report of the results of the simulation could be made.

Turning to Figure 4B, an alternate embodiment of a method of simulating domino circuitry is illustrated. At block 470, all information about all domino circuits is extracted (such as extracting from a netlist or similar file containing design and/or layout information). The process then flows to block 475, where the order in which the domino and other stages should be simulated is determined such that each stage will be simulated after all preceding stages are simulated, thus guaranteeing that a stage may be simulated with information about all possible injected noise (based on the simulation). Block 475 may be implemented in part because netlists and other design files include information indicating how each signal is routed, and in part because distinguishing the inputs from the outputs of a circuit in a netlist or similar file can also be accomplished.

Proceeding to block 480, the first stage in the ordered list of stages produced at block 475 is simulated. The process then flows to block 490, where a determination is made as to whether any stages remain unsimulated. If some stages remain unsimulated, the process flows to block 485, and the next stage in the ordered list of stages produced at block 475 is simulated. If all stages have been simulated, the process flows to block 440, where the report of simulation results is generated. It will be appreciated that the report of results may be generated in the same manner whether the embodiment of Figure 4A or the embodiment of Figure 4B is used.

Applying the embodiment of Figure 4B to the schematic of Figure 3, a number of options for simulation of the domino circuitry may be found. For example, each of stages 305, 310, 340 and 345 may be simulated, after which stages 315 and 350 are simulated. (It will be appreciated that stages that are simulated in groups such as 305,

310, 340 and 345 may be simulated in series or parallel.) Following that, stages 320 and 355 are simulated. Next, stages 325 and 360 are simulated. Following that, stages 330 and 365 are simulated. Finally, stage 375 is simulated.

Alternatively, stages 305 and 310 may be simulated, followed by stage 315, then

5 stage 320, then stage 325. Next, stages 340 and 345 may be simulated, followed by stage 350, then followed by stage 355, and then followed by stage 360. Then, stages 330 and 365 may be simulated. Finally, stage 375 may be simulated.

Turning to Figure 5, an embodiment of a method of designing a circuit utilizing,

among other things, an embodiment of the method of simulating domino stages is

10 illustrated. At block 500 the circuit is initially designed including a first pass design of all domino or static logic stages. At block 510 the domino stages and the entire circuit is automatically simulated. This results in a determination of which stages appear to be failing, that is appear to be generating or propagating noise which is outside of acceptable limits. The process then proceeds to block 520 where the failing stages are

15 simulated in a customized manner by the designer to determine whether these failures are real or are in fact some sort of artifacts or inaccuracies of simulation. This custom simulation, in one embodiment, is implemented by the designer but it will be appreciated that to some degree this custom simulation may also be automated. The

process then flows to block 530 where it is determined whether there are any real

20 failures in the circuit. If there are real failures the process flows to block 550 where the designer redesigns the circuit to eliminate or reduce the noise encountered in the failing stages. The process then flows back to block 510 and the stages are simulated again.

After the stages are simulated again the process flows to block 520, and another

custom simulation of any failing stages is performed. The process then flows to block 530. If no real failures are encountered then the design is believed to be complete and the process flows to completion block 540. Otherwise the process may loop around as many times as necessary until the circuit is believed to be passing the check for noise 5 implemented in the simulation of stages.

Turning to Figure 6, an illustration of a machine readable medium embodying instructions suitable for execution by a processor, is illustrated. Medium 600 embodies instructions for circuit or node extraction 610 which when executed by a processor causes the processor to extract the parameters for the various stages previously 10 discussed. Medium 600 also embodies simulation scheduler 620 which schedules which stage should be simulated next by determining whether that stage depends on any stages which have not yet been simulated. Medium 600 also embodies simulation software 630 which actually simulates each stage once simulation scheduler has determined which stage should be simulated next. Medium 600 also embodies master 15 report generator 640 which takes the results of each invocation of simulation software 630 and compiles those results into a master report suitable for viewing or analysis by the designer.

Turning to Figure 7, a system suitable for implementation or execution of the method discussed previously is illustrated. The system includes processor 710 which is 20 coupled to memory control hub 720. Memory control hub 720 is coupled to memory 730. Memory control hub 720 is also coupled to monitor interface 770 and memory control hub 720 is coupled to input/output hub 740. Monitor interface 770 is coupled to monitor 780. Input/output hub 740 is coupled to bus 750. Bus 750 is coupled to one or

more peripherals 760. The machine readable medium of Figure 6 may be a medium readable by one of peripherals 760. It may also be memory 730. A machine readable medium may be some form of memory such as random access or read only memory. It may also be a magnetic medium such as a tape or disk and may further be embodied in

5 a carrier wave or other receivable medium, and may also be embodied in an optical medium. The machine readable medium will embody instructions which may be executed by processor 710 to cause processor 710 to extract information about each node of the circuit, schedule simulation of those nodes, simulate those nodes, and generate report information about those nodes. Report information may be stored in

10 memory 730 or by one of peripherals 760 or may be displayed on monitor 780.

In the foregoing detailed description, the method and apparatus of the present invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present

15 invention. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.

CLAIMS

What is claimed is:

- 1 1. A method comprising:
 - 2 extracting parameters of a set of domino logic circuits;
 - 3 simulating each domino logic circuit of the set of domino logic circuits; and
 - 4 reporting results of the simulating.

- 1 2. The method of claim 1 wherein:
 - 2 each domino logic circuit having a set of inputs and an output and
 - 3 simulating each domino logic circuit after any circuits coupled to the set of inputs
 - 4 have been simulated.

- 1 3. The method of claim 2 wherein:
 - 2 simulating each domino logic circuit includes using the simulated results of
 - 3 circuits coupled to the inputs of the domino logic circuit.

- 1 4. A method comprising:
 - 2 scheduling a set of domino logic circuits into an ordered list; and
 - 3 simulating each domino logic circuit according to the ordered list.

1 5. The method of claim 4 further comprising:
2 extracting the parameters for each domino logic circuit of the set of domino logic
3 circuits.

1 6. The method of claim 5 further comprising:
2 reporting results of the simulating.

1 7. The method of claim 6 wherein:
2 the scheduling includes scheduling the set of domino logic circuits such that all
3 circuits coupled to an input of a first domino logic circuit are placed in the ordered list at
4 a position in the ordered list before a position in the ordered list of the first domino logic
5 circuit.

1 8. The method of claim 7 wherein:
2 the extracting further including extracting parameters of non-domino circuits;
3 the scheduling further including scheduling non-domino circuits into the ordered
4 list; and
5 the simulating further including simulating non-domino circuits.

1 9. The method of claim 8 wherein:
2 the reporting further including reporting results of the simulating non-domino
3 circuits.

1 10. A machine readable medium embodying instructions which, when executed
2 by a processor, cause the processor to perform a method, the method comprising:
3 scheduling a set of domino logic circuits into an ordered list; and
4 simulating each domino logic circuit according to the ordered list.

1 11. The machine readable medium of claim 10 further embodying instructions
2 which, when executed by a processor, cause the processor to perform the method
3 further comprising:
4 extracting the parameters for each domino logic circuit of the set of domino logic
5 circuits.

1 12. The machine readable medium of claim 11 further embodying instructions
2 which, when executed by a processor, cause the processor to perform the method
3 further comprising:
4 reporting results of the simulating.

1 13. The machine readable medium of claim 12 further embodying instructions
2 which, when executed by a processor, cause the processor to perform the method
3 wherein:

4 the scheduling includes scheduling the set of domino logic circuits such that all
5 circuits coupled to an input of a first domino logic circuit are placed in the ordered list at
6 a position in the ordered list before a position in the ordered list of the first domino logic
7 circuit.

1 14. The machine readable medium of claim 13 further embodying instructions
2 which, when executed by a processor, cause the processor to perform the method
3 wherein:

4 the extracting further including extracting parameters of non-domino circuits;
5 the scheduling further including scheduling non-domino circuits into the ordered
6 list; and
7 the simulating further including simulating non-domino circuits.

1 15. A system comprising:
2 a processor;
3 a memory controller coupled to the processor;
4 a memory coupled to the memory controller;
5 wherein the processor executes instructions to perform the method of:
6 scheduling a set of domino logic circuits into an ordered list; and
7 simulating each domino logic circuit according to the ordered list.

1 16. The system of claim 15 wherein the processor further executes instructions
2 to perform the method further comprising:
3 extracting the parameters for each domino logic circuit of the set of domino logic
4 circuits; and
5 reporting results of the simulating.

1 17. An apparatus comprising:
2 means for extracting parameters for each domino logic circuit of a set of domino
3 logic circuits;
4 means for scheduling the set of domino logic circuits into an ordered list;
5 means for simulating each domino logic circuit according to the ordered list
6 means for reporting results of the means for simulating.

ABSTRACT OF THE DISCLOSURE

In one embodiment, the invention is a method. The method includes extracting parameters of a set of domino logic circuits. The method also includes simulating each domino logic circuit of the set of domino logic circuits. Also, the method includes reporting results of the simulation.




Fig. 1 A




Fig. 18

Fig. 2





Fig. 3



22-141 50 SHEETS
22-142 100 SHEETS
22-144 200 SHEETS






Fig. 4A

22-141 50 SHEETS
22-142 100 SHEETS
22-144 200 SHEETS




Fig. 4B




Fig. 5




Fig. 6




Fig. 7

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION
(FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
METHOD AND APPARATUS FOR FULLY AUTOMATED SIGNAL INTEGRITY ANALYSIS FOR DOMINO CIRCUITRY

the specification of which

X is attached hereto.
— was filed on _____ as
United States Application Number _____
or PCT International Application Number _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>	<u>Priority Claimed</u>
-------------------------------------	-------------------------

(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

Application Number	Filing Date
Application Number	Filing Date

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Application Number	Filing Date	Status -- patented, pending, abandoned
Application Number	Filing Date	Status -- patented, pending, abandoned

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Glenn E. Von Tersch, BLAKELY, SOKOLOFF, TAYLOR & (Name of Attorney or Agent)
ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct telephone calls to Glenn E. Von Tersch, (408) 720-8598. (Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Mark D. Nardin

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City, State) (Country)

Post Office Address _____

Full Name of Second/Joint Inventor Hans Greub

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City, State) (Country)

Post Office Address _____

Full Name of Third/Joint Inventor Sapumal Wijeratne

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City, State) (Country)

Post Office Address _____

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. P44,587; Yong S. Choi, Reg. No. P43,324; Thomas M. Coester, Reg. No. 39,637; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Tarek N. Fahmi, Reg. No. 41,402; James Y. Go, Reg. No. 40,621; Dinu Gruia, Reg. No. P42,996; Willmore F. Holbrow III, Reg. No. P41,845; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. 42,004; Lisa A. Norris, Reg. No. P44,976; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Kimberley G. Nobles, Reg. No. 38,255; Daniel E. Ovanezian, Reg. No. 41,236; Babak Redjaian, Reg. No. 42,096; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Anand Sethuraman, Reg. No. P43,351; Charles E. Shemwell, Reg. No. 40,171; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Stephen Warhola, Reg. No. 43,237; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. P45,241; Steven D. Yates, Reg. No. 42,242; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and James A. Henry, Reg. No. 41,064; my patent agent, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells, Reg. No. P43,256; and Peter Lam, Reg. No. P44,855; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.